Module 5 — Combinational & Sequential Equivalence Checking

Prove two RTL implementations compute the same function using miter circuits and SAT-based equivalence checking, extended to sequential retiming.

Katas in this module (3)

Part of Industrial Practice: Scaling Formal Verification on formal.org.