Module 5 — What a Proof Claims

A PASS is not correctness. Vacuous proofs, complete property suites, BMC versus mode prove, and writing properties that survive k-induction rather than a shallow bound.

Katas in this module (6)

Part of Hardware Formal Verification on formal.org.